Abstract -A high data rate multi-carrier receiver employing orthogonal frequency division multiplexing (OFDM) for mobile communications requires joint low-power VLSI design optimization of the channel equalizer and demodulator. Although the multi-carrier receiver structure can be greatly simplified by use of the Fast Fourier Transform (FFT) for demodulation, the physical hardware complexity of the FFT is still significant. By introducing a powerful channel equalizer, reduction in FFT complexity can be achieved while maintaining sufficient reception quality. This paper analyzes the performance and hardware complexity of the receiver structure in a multipath communications environment.
I. INTRODUCTION
High data rate communication in highly-mobile environments is increasingly becoming desirable [ 13. For single carrier systems, this would either entail using a very complex constellation with many bits per symbol or a very high symbol rate [2] . Using a dense signaling constellation is undesirable for a wireless system since noise and fading make it difficult to reliably detect which constellation point was sent. Likewise, signaling at a high symbol rate is equally undesirable because the multipath nature of the wide area channel would require a complex high-speed equalizer or similar technique to deal with the time dispersion of the transmitted signal.
For these reasons OFDM is used to provide acceptable performance in a fading, multipath RF environment while promising high peak data rates [3] . OFDM techniques have been used in high-speed wireless LANs, digital audio broadcast systems and wireline high-speed data communications systems.
The use of the FFT in the transmitter and receiver greatly simplifies the overall system structure. Processing each individual tone's modulation in the frequency domain reduces the modulation/demodulation process to one of setting and comparing a single complex number for each tone. However, the circuit complexity of the FFT implementation is still great, even with current low-power digital signal processing technol- ogy. Thus a small FFT size is highly desirable to minimize overall receiver complexity. One way to reduce the complexity of the FFT is to introduce a powerful channel equalizer in the receiver [3] . The circuit complexity tradeoff between the FFT and channel equalizer in a multipath channel environment at high data rates is the main objective of this study.
The complexity of the multi-carrier receiver which is comprised mainly of the channel equalizer and the FFT demodulator is strongly dependent on the data rate and the delay spread of the channel. A large delay spread Tds requires long OFDM symbol duration and consequently a large FFT size at the receiver. An increase in Tds thus increases the receiver complexity by requiring a large FFI structure. On the other hand, a powerful channel equalizer will reduce the effective delay spread. By increasing the complexity of the equalizer, a great reduction in complexity can be achieved for a given performance level. It is therefore of great interest to observe the performance-complexity tradeoff between the channel equalizer and FFT for various multipath channels. Theoretical analysis has shown that significant power savings can be obtained with little loss in equalizer performance by reduction of bit resolution on the coefficients and on the data stream [4, 51. This paper incorporates such a power reduction strategy for OFDM reception along with equalizer tap length reduction and FFT length reduction.
The remainder of this paper has five sections. Section II describes the multi-carrier transceiver system model. The models of the main components are discussed in detail, as well as the channel models. Section 111 describes the performance of the multi-carrier receiver including the effects of the channel equalizer and the FFT demodulator. In Section IV, the complexity of the channel equalizer and the FFT demodulator is discussed. The components are actually designed and implemented to extract the complexity information. In Section V, we present a design example and tradeoff results. Finally our contributions are summarized in Section VI. mitter power amplifier (PA), channel, channel equalizer, and multi-carrier demodulator employing a forward FFT. We assume perfect synchronization so that carrier frequency and sampling timing errors are zero. We also assume that both the digital-to-analog converter (DAC) and analog-to-digital converter (ADC) have ideal transfer characteristics and are not sources of signal degradation. Finally we assume coherent reception. IFFT transform duration in seconds (i.e., Ttf is equal to the data interval times N f f t ) . After appending a cyclic prefix, the transmitted packet interval is Tpacket = Ttf + T, where T, is the duration of the cyclic prefix (guard interval) and is assumed to be equal to the channel delay spread T d s .
II. SYSTEM MODEL

B. Multipath Channel Model
Many models are available for signal-degrading channels. The additive white Gaussian noise (AWGN) channel and various multipath fading channels are commonly used as models of realistic conditions. The AWGN channel model assumes that the transmitted signal is corrupted by addition of a white Gaussian noise process with two-sided power spectral density N0/2. Examples of fading channel models are the American Legion Drive and Pine Street models. These channel models are based on measured data. The delay profiles for the channels are illustrated in Figure 2 and the frequency responses for the channels are illustrated in Figure 3 . The frequency selectivity depends on delay profile and the time selectivity depends on doppler power spectrum. In this paper, we focus on the American Legion Drive channel model. We also aqsume that the transmitter power amplifier is linear and causes no degradation. The channel-corrupted transmitted signal can be written
where A is the gain of the power amplifier, h ( t ) is the impulse response of the channel and n(t) is additive white Gaussian noise.
C. Channel Equalizer Model
The received signal z ( t ) is digitized by the analog-to-digital converter (ADC) with oversampling factor Seq generating the digital sequence z k . Thus the rate of the data samples at the input to the channel equalizer is Td/seq.
The channel equalizer is a finite-precision Neq-tap FIR filter with possibly different word widths for data and coefficients. The equalizer operates in two modes -training mode and filtering mode. During training mode a known preamble is transmitted and the filter coefficients are updated according to the well-known LMS adaptive algorithm:
where Sk is the preamble sequence, gk is a vector of recent samples of the channel-corrupted data sequence, t u , is the length-Neq coefficient vector, and p is an adaptive gain parameter, usually chosen to be a power of two. During filtering mode the coefficient vector is fixed and the equalizer acts as a simple FIR filter. 
PERFORMANCE ANALYSIS
A multi-carrier receiver incorporates two main components, a channel equalizer and an FFT demodulator. Commonly, multicarrier transceivers packetize the transmitted data into packets of length N f f t .
A primary strength of multi-carrier modulation is its performance in multipath fading environments. Multipath leads to both intersymbol interference (ISI) and interpacket interference (IPI). It is well known that using an adequate number of carriers renders the subchannels memoryless [7] while inserting a cyclic prefix (guard interval) between packets prevents IPI [ 81.
A. Effects of Channel Equalizer
To prevent IPI, the length of the guard interval inserted between packets must be equal to the delay spread of the multipath channel. As a result, the effective data rate R e f f is less than the desired rate of Rd = l/Td.
To combat this reduction in rate, the channel equalizer is used to decrease the effective delay spread of the channel. The resulting guard interval will be shorter and -assuming the training time of the equalizer is short -the data rate will be closer to the desired rate R d . The number of carriers N f f t must be chosen large enough to ensure that over each frequency band of bandwidth 2 / ( N f f t T d ) the flat fading assumption is satsified. At the same time, a small FFT size is desired for a low-complexity receiver.
In addition to the number of carriers, the oversampling factor S f j t is very critical in reducing the complexity of the receiver. By doubling the oversampling factor, the size of the FFT doubles also.
IV. VLSI COMPLEXITY ANALYSIS
A low-complexity multi-carrier receiver comprising only a channel equalizer and FFT demodulator is designed and synthesized for complexity evaluation. These two functional blocks are implemented based on the 0.35-pm CMOS standard cell technology using the Epoch CAD design environment. In the analysis, we assume the switching power is the main source of power consumption and is given by i where C i is the average effective capacitance switched per operation of processing element i, ai is the switching activity ratio of processing element i, Vsupply is the operating supply voltage, and fcloek is the sample frequency [9].
A. Equalizer Complexity
The channel equalizer described in Section IIC is designed at the logic level. The equalizer is based on a tapped delay line integrated with the coefficient update function. The block diagram of the channel equalizer is shown in Figure 4 .
Each filter tap requires a multiplier and the complexity of the channel equalizer is a strong function of the filter length (number of taps) Neq since the multiplier complexity is dominant among circuitry comprising the channel equalizer. The multiplier is designed to operate at a high enough clock rate while the supply voltage requirement is at a minimum. The multipliers themselves are pipelined to reduce critical delay. The multipliers are also needed in the coefficient update unit. in number to the filter length Neg are needed for high-speed operation. A transversal tapped delay line shown in Figure 5 is used for the FIR filter implementation. 
B. FFT Complexity
A low-complexity pipeline FFT architecture shown in Figure  7 is designed and its complexity is analyzed in [6] . The degree of parallelism dp and the degree of time-multiplexing d , are functions of the throughput and transform size requirements.
The degree of parallelism dp is defined as the number of data samples consumed and produced in one cycle of execution by the butterfly stage and the degree of time-multiplexing d, is defined as the number of times each butterfly stage needs to execute to transform N f f t samples. Thus, N f f t = dp x d , and the FFT architecture is optimized for a given transform size N f j t by appropriately choosing dp and d,. 
V. TRADEOFF RESULTS
In this section we consider joint optimization of the number of carriers and the equalizer length of a multi-carrier transceiver used with the noiseless American Legion Drive channel at desired rates l Mbps and 10 Mbps. The equalizer oversampling rate Se, is set to 1 while the FFT oversampling rate is 2. Therefore, a 2Nfft-point FFT is used in the demodulator.
A. Design Methodology
Two criteria are considered in the optimization of the system parameters: effective rate and power consumption. Specifically, we must choose N f f t and Ne, to minimize power consumption while satisfying the rate constraint For simplicity, we assume that the channel changes slowly so that T p r e / T e h M 0. Using this in (8), it can easily be seen that the rate constraint (7) will be satisfied if
where L = Ti8 / T d is the memory, in samples, of the equalized channel and is a function of Ne,.
Equation (9) describes the relation between the minimum number of carriers Nfft,,jn that must be used and the equal- . The final step in the optimization is to minimize the function PreC(Njjt , Neq) subject to (7) where PreC is the power consumption of the receiver.
B. Design Example
Using p = 0.1, the effective rate must be within ten percent of the desired rate and relation (9) where h i = h k * go and h k is the discretized channel impulse response sampled at rate 1/Td. Thus hi is the effective channel impulse response after equalization. We define h k to be an i.i.d. Rayleigh random vector whose mean is equal to the delay profile of the American Legion Drive channel. Using E = 0.1 and calculating the expectation in (10) by 100,OOO Monte-Carlo simulations, the function N f jt,min = 9L(Neq)
for the American Legion Drive channel at desired rates 1 Mbps and 10 Mbps is shown in Figure 9 . 
VI. CONCLUSIONS
A high data rate multi-carrier receiver employing orthogonal frequency division multiplexing in a highly-mobile communications environment requires some amount of channel equalization for sufficient reception quality. The receiver structure is greatly simplified by use of the FFT in such receivers. We have shown that the FFT size and equalizer length can be jointly optimized for minimum power consumption. In particular we have shown that a large equalizer size reduces the required FFT size, thereby reducing the overall power consumption.
